Abstract-This paper describes a thin-film Rod memory that is ten-turn solenoid of 20-mil inner diameter, into which a used as the main store in the NCR Rod Memory Computer. The Rod is inserted. This mode of switching produces an production procedure for the Rod storage element and the fabricao tion and assembly of the memory stack is outlined. The mode of operation of the memory is discussed. Line characteristics, design element could be disturbed by stray magnetic fields; criteria, as well as a description of word, sense, digit and timing cir-also, demagnetizing fields produced by the disconcuits are also presented.
operation of the memory is discussed. Line characteristics, design element could be disturbed by stray magnetic fields; criteria, as well as a description of word, sense, digit and timing cir-also, demagnetizing fields produced by the disconcuits are also presented. tinuity of the flux limit the bit density. However, the large coercivity of the material minimizes both of these I. INTRODUCTION efcs effects.
TI HE BASIC requirement for any high speed digital a II. ROD PRODUCTION PROCESS computing system is a fast random access memory. Many of today's data processing problems A commercially usable memory element must be easy also demand a large storage capacity. Added to these to produce and test. Therefore, a highly automated requirements is the need to keep costs within commer-processing and testing procedure is necessary. In addicially feasible limits.
tion, the yield must be high to permit low production The NCR 315 Rod Memory Computer (RMC) re-costs. The Rod compares favorably with other magnetic quires a memory with an access time of approximately elements in these respects. In the present memory sys-300 ns and a complete cycle time of 800 ns. A single tem, the finished Rod, prior to stack assembly, is a 100 computer is capable of addressing a minimum of 20 000 percent tested 6-inch section with a 96-turn flat ribbon and a maximum of 80 000, 13-bit words. A thin-film helical winding. The winding is soldered to the substrate Rod memory was designed to provide these features.
at one end. Rod production consists of three steps. First, a large II. STORAGE ELEMENT reel of 10-mil BeCu wire is fed at a constant rate
The Rod is an electrodeposited thin-film element through various plating, cleaning, and coating tanks. which has been developed in the Research Department The B-H loop of the plated Rod is continuously moniof the NCR Electronics Division in Hawthorne, Calif. tored during this process. The plated wire also passes Detailed descriptions of Rod characteristics have been through a pulse-testing fixture, where a pulse pattern presented in previous papers [1 ] , [2] . A brief discussion, checks the material to specified uVI (min) and dVz sufficient to understand the application of the Rod in (max) limits. Bad sections of Rod are detected by this memory system, is presented in this paper.
threshold devices and are automatically recorded on a The thin-film material is 97 percent iron and 3 percent visual readout as failures per feet tested. The B-H loop nickel. A film approximately 4000 A thick is continu-and pulse testing are used for process control. When the ously deposited on a 10-mil diameter beryllium copper proper temperature, plating rate and plating solutions wire. The film is essentially isotropic and has a coerciv-are established, the process remains stable for long peity of approximately 16 Oe. When the Rod is driven riods of time and with periodic monitoring of the prowith a field equal to twice the coercive force, switching cess, a high yield can be maintained. After the plated occurs in about 25 ns. This condition assumes a field wire has passed through the test stations, a thin coating rise time of less than 10 ns. Under normal memory of urethane is applied. The wire continues through a operating conditions, the drive current rise time is ap-curing oven and then is wound on a large diameter reel. proximately 120 ns, and the switching speed is also
The second step of the process includes the placing of about 120 ns. An axial switching mode is used with the a helical winding around the plated wire, 100 percent Rod. The magnetic material is continuous along the pulse testing, and cutting into 6-inch sections. When the Rod, so that the bit is defined by the field driving it. plating run is completed, the take-up reel is placed in The field is produced by a current traveling through a another line. The wire is then fed through an automatic winder which places a 96-turn-per-inch helix around the Rod. (See Fig. 1 .) The wound wire is again coated Manuscript received February 18, 1966. with urethane, cured, and then passed through a test The memory uses a two-wire linear select mode of per bit), however, the windings are isolated from system operation. The solenoid windings serve as read-write ground and each other through common mode translines and the winding on the Rod has the dual function formers. Essentially, only the capacitance from word of a sense and digit line. During reading, a full select cur-plane to word plane must be charged. The digit winding rent is applied to the selected word line. The sense line becomes a coupling element in the charging path. Since can then transmit the Rod signal to the sense ampli-the switch Q3 is connected to a low impedance voltage fier without the presence of any digit current. During source, the capacitance is charged with little delay. The writing, a two-thirds full select write current is applied driver Qi connects the read current source to point A.
to the word line and a one-third current (either inhibit The voltage at A will fall from 30 volts to the lowfer or enable) is applied to the digit line. Actual current clamp level (12 volts). The unselected plavnes are held at ADDRESS BIT INPUTS 12 volts through resistors RIO through R13. Rod serves as a return path for digit current and effec-lines. The digit lines are capacitively coupled to the tively cancels the axial component of current due to the word line at each bit intersection. Each group of word finite pitch in the helical Rod winding. The main mag-lines on a plane are common at the column switch end. netic field is axial. The coupling of this field to adjacent The net ringing current was observed to be flowing bewindings is negligible because of the small diameter tween each half of the common word lines. The oscilla-(0.01 inch) of the helix. tions were damped by separating the halves of the comCapacitive coupling between digit windings, how-mon word lines and connecting each half separately to ever, proved to be more of a problem. If currents of op-the column switch through diodes. posite polarities are driven through adjacent digit lines, Sensing is done across the center of the sense loop, as the voltage difference between adjacent rods at the ends shown in Fig. 9 . By sensing across the center of the line, of each line is maximum. The capacitive interaction be-signal propagation delays were halved, and digit drive tween digit lines was significant and resulted in varying common mode voltage at the sense amplifier input bedegrees of current waveform distortion, depending on came negligible regardless of digit current polarity. The the pattern of ones and zeros being written. An effective ends of the sense lines are shorted. Theoretically, a betsolution to the problem was to isolate each line from the ter signal-to-noise ratio is obtained by terminating the other by connecting the digit voltage to each digit cir-line in its characteristic impedance. However, in the cuit through a common mode transformer (Fig. 10) . The Rod memory the signal-to-noise ratio was improved with common mode transformer (T5) presents a low imped-a shorted termination. Signals of bits next to the sense ance to circulating currents, but a high impedance to amplifier input increased by approximately 60 percent, common mode currents. This high series impedance whereas the worst case noise increased only slightly. negates the effect of interwinding capacitance by mak-This is probably due to the fact that most of the noise ing the charging time constant much longer than the is caused by capacitive coupling, which is affected not pulse width of the digit current. Since the line appears by terminations across the sense line, but by terminato be mainly inductive, terminating resistor values are tions to ground. chosen from a time constant consideration only. The
There are two sources of noise in any magnetic memresistance is equally distributed in each leg of the H-ory; namely, electrostatic and electromagnetic coupling. switch, so the load is symmetrical. Digit current propa-In a linear select memory, the electrostatic coupling gation time is also reduced to a few nanoseconds; thus, presents the more serious noise problem. There is no no phase-compensating adjustments are necessary in partial select or delta noise during the read portion of the write timing. the cycle. Inductive noise is merely the 0 output of the Although a large signal-to-noise ratio is of prime im-selected bit, plus the air coupling of one word solenoid portance in establishing good discrimination margins, to the sense line. In addition, the inductive noise is allast sense line recovery after writing is essential to re-ways of the same polarity as the 1 signal, so that signal duce cycle times. The digit current rise time is exponen-and noise are additive rather than cancelling. This is a tial and is determined by the L/R time constant of the significant point because the Rod material switches in line. When the H-switch transistors are cut off, the the rise time of the read current. The noise resulting digit current falls rapidly, since the loop resistance is from reversible flux switching as well as air coupling now very large. If the line could be critically damped, a also occurs during the current rise time. Phase discrimminimum recovery time could be realized. In the actual ination between noise and signal is therefore impossible. case, however, oscillations occurred which prolonged the The voltage applied to the word lines to obtain a recovery time considerably. The main ringing circuit given current rise time is capacitively coupled to the was formed by coupling between the digit and word sense line. If the voltage and capacitance to each half TOSENSE AMPLIFIER Fig. 9 . Sense-digit winding configuration. Fig. 9 . Sense-digit winding configuratioDIGI of the sense line were exactly equal, all the coupling than one-third full select digit current. Furthermore, a would appear as common mode voltage. However, in well-balanced sense-digit line would be required, since any large system, some degree of imbalance exists. a dc current would be flowing in the sense line during Winding configurations are designed to minimize this reading. imbalance. In the Rod memory, the sense-digit lines
The one-third enable-inhibit mode of writing necesare formed so that cancelling bits on either half of the sitates the switching of bi-directional currents. The use sense winding are physically adjacent. Word-line factor-of an H-switch proved to be an efficient way to mechaing was also selected so that the minimum number of nize the function. The memory is required to perform word lines experience a voltage excursion. The lines either a read-restore or a clear-write cycle at the request common to the selected driver at the diode end are of the computer. The memory does not include a data isolated from voltage changes. Only the word lines that register; therefore, writing is accomplished either from are common to the selected switch at the other end the computer memory register or directly from the outundergo a voltage swing. A voltage drop occurs across put of the sense amplifiers. Figure 10(a) shows the cirthe selected word line, but not across the other common cuit configuration chosen to mechanize the function. lines. Therefore, during the read current rise time, a The two AND gates supply the information to be written. different voltage is impressed on the bits of the selected The input to one of the gates (SAl) is the output of its line than on the cancelling bits on the adjacent line. A corresponding sense amplifier. The other input (SCI) is noise cancelling plane in the middle of the stack was a logical term which signifies that a read-restore operaproposed to offset this one-bit capacitive and inductive tion is to be performed. The other AND gate inputs (MI imbalance in the system; however, the overall system and ICI) are the output of the corresponding bit of the noise level was found to be low enough so that the memory register and a term signifying a clear-write added expense of noise-cancelling circuitry was not war-operation. The logical propositions SCI and ICI also ranted.
contain address information. Each word line includes five words; all five words are cleared and rewritten dur-VIII. DIGIT CIRCUITRY ing a memory cycle. Three bits of the address register As was previously mentioned, the Rod memory uses are decoded to select one of the five words. For a reada one-third enable or inhibit current to write a one or restore cycle, all bits are rewritten from their correzero. Similar systems use a constant one-third read bias. sponding sense amplifier outputs. For a clear-write In this case, the read, write and enable current magni-cycle, new information from the memory register is tudes are each two-thirds full select. The read bias was gated into the proper digit drivers by the decoded adnot used because it presented a large dc power drain. It dress bits. The other four words on the line are restored also required the fast switching of a two-thirds rather as in a read-restore cycle. All logical inputs swing nominally from 0 to -4 V. sented in a previous publication [3] . Many of the deThe lower level represents a logical one. The diode gates sign features were incorporated in this sense amplifier. in Fig. 10(a) are coupled to a difference switch through
Since tunnel diodes are current-threshold devices, the an emitter follower. If either product is true, the voltage amplifier must amplify and convert the Rod signal to a at the base of transistor Q2 will be below the reference current pulse that is proportional to the signal voltage.
voltage (V,) on the base of Q3. If the input logic is The tunnel diode current-voltage characteristics are false, the base voltage of Q2 will be above the reference shown in Fig. 11 . The peak current (I,) is nominally voltage. The emitters of Q2 and Q3 are connected to a 5 mA. The load line represents the inverted base-emitcurrent source (R5 to -15 V). Transistor Q4 is also ter characteristics of the output transistors Q5 and Q6 connected to the current source. Normally Q4 is satu- (Fig. 12) . When the diode is used to discriminate berated and neither Q2 or Q3 can turn on regardless of tween a one or a zero, it is biased to a point A. The one the state of the input logic. An enable timing pulse turns off Q4 and either Q2 or Q3 will turn on depending on the input logic. The collectors of Q2 and Q3 are trans- INVERTED TRANSISTOR former-coupled to the base emitters of transistors Q6, -P EMITTER BASE CHARACERISTIC Q7, Q8, and Q9. These transistors form the H-switch A that provides the bi-directional current drives through the digit lines as shown in Fig. 10(b) . signal must add sufficient current to the bias so that the offset to favor a one or zero, depending on which output peak current is reached and the diode is switched to its is more susceptible to system variations. high voltage state (point B). Conversely, a zero noise
It should be noted that the bias current must be must not cause the diode to trigger.
greater than 1/2 I. Since differential signal current is The bias current is established by the current source merely the offset bias current, this must exceed the in the second stage of the amplifier. The current divides peak current in order to trigger either tunnel diode. through transistors Q3 and Q4. The tunnel diodes (D3 Conversely, the bias current must not exceed I. Thereand D4) are connected to the collectors of the transis-fore, no matter how large the signal or noise, the differtors. A strobe circuit also connects to the collectors, and ential current cannot exceed the maximum bias current. when transistor Q7 is off, all the collector current of Q3 This relaxes the requirements for the strobe circuit since and Q4 is absorbed by the collector resistor R13. During the maximum current that must be absorbed is limited. the read time, a timing pulse activates the strobe circuit
The signal is coupled to the sense amplifier through a and the coupling resistors (Rll and R12) are shorted common mode transformer (Balun). This maintains out, thus allowing the bias current to flow through the sense-digit line isolation and provides good high fretunnel diodes. The division of current in the tunnel di-quency common mode rejection. Signal amplitudes odes will be proportional to the differential voltage on range from 50 to 75 mV. A worst-case pattern of ones the bases of transistors Q3 and Q4. If the differential and zeros on a sense line produces a digit current transivoltage is sufficiently large, one of the diodes is trig-tion noise that could saturate the amplifier. Back-togered. The high voltage state of the diode is sufficient to back silicon diodes (DI and D2) across the collectors of forward-bias the emitter-base junction of its correspond-the voltage amplifier prevent the differential voltage ing output transistor. The strobe must be removed be-from exceeding the forward drop of the diodes. Voltage fore digit noise is introduced into the amplifier. The re-gain of the stage is approximately 5; therefore, the moval of the strobe resets the tunnel diodes. The trans-minimum signal will not be clipped.
former in the emitter and collector circuits of the output X. MEMORY TimING transistors makes the stage a blocking oscillator, and the output pulse is stretched sufficiently, so it can be In sub-microsecond cycle time memories, the timing used directly in the restore portion of the memory cycle. pulses which define the time relationship of the various Two potentiometer adjustments are provided in the functions within the cycle must be quite precise. Figure  amplifier . One (R3) is a balance adjustment in the emit-13 is a block description of the timing generator emter circuit of the first stage. The other (R16) is in the ployed in this memory. A memory cycle request signal current source and allows the setting of the tunnel from the computer initiates the cycle. This request sigdiode bias currents. Normally, careful component nal may either be a read request (JMR) or a write rematching must be achieved to minimize offsets in differ-quest (JMW). When there is no request signal, the delay ential amplifiers. However, by using a potentiometer to line is at a -4 V level. T1, T2, T3, and T4 are taps off balance the amplifier, closely matched components be-the delay line. The output of amplifier Al is true if all the come unnecessary. The criterion of balance is the divi-inputs to the product driving it are true. When either sion of bias current in the tunnel diodes. To maintain memory request signal goes true, inverter I1 will introthe widest possible overall margin, the division of cur-duce a positive signal (0 volts) to the delay line. When rent to the tunnel diodes should be set so that the mar-the pulse reaches tap Ti, the product C will go false gin for either polarity signal is maximum. The amplifier and the output of Al will make both AND gates A and can be balanced by adjusting the balance potentiom-B false. This negative feedback cuts off the positive eter so that the bias plus the worst-case noise of either pulse which was introduced to the delay line. The tap polarity are equal. This can be accomplished most effec-Ti, therefore, determines the pulse width of the signal tively by balancing the amplifier dynamically with zeros propagation down the delay line. Subsequent feedback being recirculated in every address of a particular bit taps from the delay line inhibit the initiation of another position. The tunnel diode bias current is increased until memory cycle until the original signal has reached the a zero triggers one of the tunnel diodes. The balance end of the delay line. Therefore, the maximum allowpotentiometer is then adjusted until triggering ceases. able repetition rate for the memory is established by The bias is again increased and the process is repeated the delay to the last feedback tap. until further adjustments fail to prevent diode trigger-
The delay line has taps at 10 ns intervals. Each timing.
ing pulse required in the memory cycle is formed by two After balancing has been performed, the bias is at a AND gates which are summed into either an amplifier or maximum; that is, the bias plus a maximum zero just an inverter. The delay of each timing signal with respect equals the peak current of the tunnel diode. If ones are to the initiate signal and the width of the signal can be recirculated, and the bias is decreased until the first one set by summing two appropriate taps on the delay line. fails, the minimum bias condition is reached. The bias
The relationship of the various timing pulses are can now be set halfway between the two extremes, or shown in Fig. 14 
